

FIGURE 1




FIGURE Z

SELECTAGE VOLTAGE EG. 2.5V YOOD DIGITAL SUPPLY PIN




FIGURE 3




FIGURE 4

•




FIGURE 5

Sinc #2e 6th order 2. Bismarck Sinc Decimation Chain Sinc #2d 5th order SINC 2 Sinc #2c Sinc #2b 4th order 4th order Sinc #2a \dag{2} 4th order 64KHz 17 bits SINC 1 Food Sinc #1b 6th order Sinc #1a 5th order ATAGM

FIGURE 6

• Fifth order decimate by 8:

$$H(z) = \left(\frac{1-z^{-4}}{1-z^{-1}}\right)^5$$

• 36 tap FIR filter. Half of the (symmetric) coefficients

h _k =210 h ₂ =330 h ₂ =490	26 h ₁₆ =2380 h
$h_4=70 h_5=126 h$	h ₁₃ =1750 h ₁₄ =2010 h ₁
n ₂ =15 h ₃ =35	$h_{11}=1190 \mid h_{12}=1470$
C≖lu I≖on	n ₉ =690 h ₁₀ =926

FIGURE 7




FIGURE B

$$H(z) = \left(\frac{1-z^{-1}}{1-z^{-1}}\right)^{4}$$

Impulse Response:

$$y[n] = x[n] + 6 \cdot x[n-1] + 15 \cdot x[n-2] + 20 \cdot x[n-3] + 15 \cdot x[n-4] + 6 \cdot x[n-5] + x[n-6]$$

FIGURE 9

3. Bismarck Sinc1b Functional Diagram





FIGURE 10

Filter	System	IMPULSE RESPONSE
Name	Function	(FILTER COEFFICIENTS)
Sinc2(a) Sinc2(b)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^4$	h[n] = [1 4 6 4 1]
Sinc2(c)	$H(z) = \left(\frac{1-z^{-3}}{1-z^{-1}}\right)^4$	h[n]
Sinc2(d)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{3}$	
Sinc2(e)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{6}$	h[n] = [1 6 15 20 15 6 1]

FLEURE 11

Sinc2(a) and Sinc2(b):

$$y[n] = x[n] + 4x[n-1] + 6x[n-2]$$
 + $4x[n-3] + x[n-4]$
= $x[n] + 4x[n-1] + 4x[n-2] + 2x[n-2]$ + $4x[n-3] + x[n-4]$



FICURE 12

FIGURE 13A Sinc2(c):


FIGURE 13B Sinc2(d):

y[n] = x[n] + 5x[n-1] + 10x[n-2] + 10x[n-3] + 5x[n-4] + x[n-5]
= x[n] +
$$\frac{1}{4}$$
x[n-1] + x[n-1] + $\frac{1}{4}$ x[n-2] + $\frac{1}{4}$ x[n-3] + $\frac{1}{4}$ x[n-4] + x[n-4] + x[n-5]


FIGURE 13C Sinc2(e):

Sinc2(a) and Sinc2(b):

x[n]



具 [O] Output Phase (4 additions) FIGURE 14B h[2] h[4]



p[0]

h[2]

h[4]

x[n]

Accumulate Phase (5 additions)

FICURE 15A






FIGURE 15B

Output Phase (5 additions)


Sinc2(e):






Output Phase (6 additions)

FILLIAGE 178





Sinc2 Control-Datapath Architecture




FIGURE 20A




FIGURE 208

Programming Procedure:

- 1. Select decimation rate.
- 2. Select required mini-sincs and associated Accumulate and Output subroutines.
- 3. Separate coefficients into form suitable for shift-add operations.
- 4. Check for overflow after each addition in the filter.
- 5. Perform necessary truncation to 24 bits and scaling of subsequent coefficients in mini-sincs.
- 6. Time multiplex Accumulate and Output Subroutines so that a maximum of 8 additions/subtractions are performed for each input from sinc1.
- 7. Create code for RAM2 (Accumulate and Output Subroutines) in the form: [Coeff 1] [Src 1] [Src 2] [Dest] [Coeff2] [Done Subroutine]
- 8. Create code for RAM1 (Main Control code) '; [Line #] [Wait for new data] [Done program]

FIGURE 21




FIGURE 22




FIGURE 23




FIGURE 24A

FIGURE 24B




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29




FIGURE 30A




FIGURE 30B

FIGURE 3001	wire
FIGURE 30CZ	24 wires
F16UNE 30C3	register
FIGURE 30C4	multiplexer
FIGURE 3065	tristate buffer
F160RE 30C6	inverter
FIGURE 30C7	exclusive or gate
FIGURE 30CB	+ adder
FIGURE 3009	* multiplier
FIGURE 30C/0	right shifter




FIGURE 30 D





FIGURE 30E



State	Action	s During State	
S0	$D_0(D4_k) = D_4(D4_{k-1}) + D_3(D3_{k-1})$	Clear SUM	Load DINk
SI	$D_0(D3_k) = D_4(D3_{k-1}) + D_3(D2_{k-1})$	$SUM_k += D_0(D4_k) >> Shift4$	
S2	$D_0(D2_k) = D_4(D2_{k-1}) + D_3(D1_{k-1})$	$SUM_k += D_0(D3_k) >> Shift3$	
S3	$D_0(D1_k) = D_4(D1_{k-1}) + D_3(R_{k-1})$	$SUM_k += D_0(D2_k) >> Shift2$	
S4 -		$SUM_k += D_0(D1_k) >> Shift1$	
S5	$D_0(R_k) = DIN_k +/- VREF$		

FIGURE 30FZ




FIGURE 30 GI

State		Actions During	State	
S0	Clear SUM	Clear C	Clear B	Clear A
SI				Load A <mem(d4k)< td=""></mem(d4k)<>
S2			Shift B <a(d4<sub>k)</a(d4<sub>	Load A <mem(d3<sub>k)</mem(d3<sub>
S3	$SUM_k += B(D4_k) >> Shift4$	$C = B(D4_k) + A(D3_k)$	Shift B <a(d3<sub>k)</a(d3<sub>	Load A <mem(d2<sub>k)</mem(d2<sub>
S4				Store C>Mem(D4 _{k+1})
S5	$SUM_k += B(D3_k) >> Shift3$	$C = B(D3_k) + A(D2_k)$	Shift B <a(d2k)< td=""><td>Load A<mem(d1<sub>k)</mem(d1<sub></td></a(d2k)<>	Load A <mem(d1<sub>k)</mem(d1<sub>
S6				Store C>Mem(D3 _{k+1})
S7	$SUM_k += B(D2_k) >> Shift2$	$C = B(D2_k) + A(D1_k)$	Shift B <a(d1<sub>k)</a(d1<sub>	Load A <mem(din<sub>k)</mem(din<sub>
S8				Store C>Mem(D2 _{k+1})
S9	$SUM_k += B(D1_k) >> Shift1$	$C = B(D1_k) + A(DIN_k)$	Shift B <a(din<sub>k)</a(din<sub>	Load A <mem(vref)< td=""></mem(vref)<>
S10			Shift B <a(vref)< td=""><td>LoadReg A<c(temp)< td=""></c(temp)<></td></a(vref)<>	LoadReg A <c(temp)< td=""></c(temp)<>
S11		C = +/-B(VREF) + A(Temp)		
S12				Store C>Mem(D1 _{k+1})

FIGURE 3062




FIGURE 30 HI

State		Actions During S	tate	
S0	Clear SUM	Load C < D4k		Load DINk
SI	$SUM_k += C(D4_k) >> Shift4$	Load C < D3 _k	$D4_{k+1} = C(D4_k) + D3_k$	
S2	$SUM_k += C(D3_k) >> Shift3$	Load C < D2 _k	$D3_{k+1} = C(D3_k) + D2_k$	
S3	$SUM_k += C(D2_k) >> Shift2$	Load C < D1k	$D2_{k+1} = C(D2_k) + D1_k$	
S4	$SUM_k += C(Dl_k) >> Shift1$	$C(Temp) = C(D1_k) + DIN_k$		
S5			$D1_{k+1} = C(Temp) +/- VREF$	

FIGURE 30HZ




FIGURE 31




FIGURE 32

SUM _k = D4 _k >>11 D4 _k + + D4 _k >>9 + D4 _k >>7 SUM _k = SUM _k D3 _k + + D3 _k >>8 + D3 _k >>9 + D3 _k >>9	D4 _{k+1} = D4 _k + D3 _k D3 _{k+1} = D3 _k + D2 _k		Load DIN _k					
· m m +	ı = D3 _k + D2 _k			Write		+D4>>7 +D4>>9 +D4>>11	+D3	ጀ
				Acc./ Write		+D3>>4 +D3>>5 +D3>>8	+D2	D3
- D2,>>4	$D2_{k+1} = D2_k + D1_k$			Acc/ Write	·	-D2>>4 +D2>>1 -D2>>7	+D1	D2
SUM _k = SUM _k D1 _{k+1} + D1 _k	Dl _{k+1} ' = Dl _k + DIN _k			Acc/ Write	Write	10+ 10+ 10-	+DIN	DI
Dik	Di _{k+1} = Di _{k+1} * +/- VREF						臣	ī
		•						
					 -·			

FIGURE 33

}

		l	- 1			- 1											l
1		- 1				1	- 1	l								1	İ
	ŀ		`	1		1										- 1	- 1
HEX		9	5	4	_		اه										
田		3	3	8	8	8	81	8	8	ł		. 1			- 1	- 1	
		8	8	8	8	8	8	8	8	ı							
		051C 00E4AC	04D3 0082A1	048A 00909F	1469 000003	00000 6400	00000 0000	00000 0000	00000 0000								ļ
		8	ठ	8		8	8										
٧	0	0		-		<u> </u>	0	0	0								
8 3	-	0	0	-	-	<u> </u>	0	0	0								
	7	-	0	-	0	0	0	0	0								
6	3	-	0	-	0	0	0	0	0								
shift_s3	4	0	0	-	0	0	0	0	0								\neg
rg.	~	-	-	0	0	0	0	0	0								
	٥	0	0	0	0	0	0	0	0								
	7	=	-	_	0	0	0	0	0								
	80	0	0	0	0	0	0	0	0								\neg
shift_s2	6	0	_	•	0	-	0	0	0								\dashv
shif	10	-	0	•	0	0	-	0	<u></u>								\neg
		0	0	0	0	0	0	0	0								
	7	0	0	1	0	0	0	0	0								\dashv
	- (1	0	0	0	0	0	0	0								
	- 61					0	0	0	0			\vdash			_		
۳,	- 4	1	0	0	0			0	0		_						
shift_s1	2	1	-	1	0	0	0				_						
8	1 6	0	0	0	0	0	0	0	0							\vdash	——
	7	0	0	0	0	0	0	0	0								-
4	~ ∞	0	0	0	0	0	0	0	0		<u> </u>						\square
	-6	0	0	0	0	0	0	0	0								
	2	0	0	0	0	0	0	0	0		<u> </u>						
1	1	0	0	0	0	0	0	0	0				<u> </u>				
=	24	0	0	0	0	0	0	0	0								
	32	0	0	0	0	0	0	0	0								
-	42	0	-	0	-	-	0	0	0								
spus_ca	22	0	-	-	0	0	0	0	0		Π						
Ę	7.9	_	0	0	0	0	0	0	0			Ī	1	Г	П		\Box
	22	_	6	-	-	-	ि	0	0		一	 				Г	
ibus en	200	=	-	0	0	-	0	0	6		1						
夏	70	-	10	-	-	-	5	6	6	╁	1	一	一	T		1	
	80	6	+	0	-	-	0	10	6	╁╴	十	1	╁	1		1	
5	13	l÷	=	+=	6	6	6	6	6	 	1	+	1	1	1	1	1
PLA	23	늗	10	6	1	6	6	10	0	╁╾	╁	╁	+-	十	\vdash	十一	
F-	 	╏	10	╏	6	+	6	10	1	+-	╁	+	十	┼	+	+-	
	m m	╀—	 	┼	┼	10	1	1	1	+-	+-	╁	┼	╁╾	╁	+-	
S)	W 4	드	뉴	느	느	 	 —	4	 	-	╂	+	╁	┼	╁	+-	+-
U	W W	ļ°	냐	녆	10	阜	녆	녆	10	┼-	 	 	+	+-	+-	+-	+
0	6.0	10	<u> </u>	<u> </u>	<u> </u>	<u> °</u>	<u> °</u>	<u> 1°</u>	<u> </u>	1			1	1	┸	1	

FIGURE 34




Table 1: Legend

dout_diy0	data output bit, 0 delay
dout	data output bit, 0-63 clock delay
delay[5:0]	how many clocks (0-63) to delay output data dout_dly0
delay[5:4]	selects segment into which to direct dout_diy0
delay[3:0]	selects where to tap segment D to get dout

FIGURE 35B

RSU & ADCinterface Clock Relationships with SYNC RSU Clocks (Created from CLK16 Rising Edge) CLK16 (16.384MHz) CLK8 CLK+ CLK2 CLKI CLK512 CLK256 SCLK CLKSYNC ADC Clocks (created from CLK16 Falling Edge) MCLK (2.048MHz) PCLK **PCLK** 40 180ms MRESET sampled_mreset Q1 PHI1 (1.024 MHz) PHI1 PHI₂ **PHIIR** PHILF PHI2R PHI2F WI W2 DATA (RZ) MDATA

(NRZ)




Figure 37